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With decreasing device dimensions, the performance of carbon nanotube field-effect transistors
(CNFETs) is limited by high Off currents except at low drain voltages. We show that an asymmetric
design improves the performance, reducing Off-currents and extending the usable range of drain
voltage. The improvement is most dramatic for ambipolar Schottky-barrier CNFETs. Moreover, this
approach allows a single device to exhibit equally good performance as an n- or p-type transistor, by
changing only the sign of the drain voltage. Even for CNFETs having ohmic contacts, an asymmetric
design can greatly improve the performance for small-bandgap nanotubes.
The performance of carbon nanotube field-effect tran-
sistors (CNFETs) can be greatly improved in many re-
spects by scaling the devices to smaller size1–4. However,
the improvements with smaller size are accompanied by
the undesired effect of a lowered On-Off ratio at typical
drain voltages. This restricts the range of usable drain
voltage, which in turn limits the achievable On-currents.
Most CNFETs to date operate as Schottky barrier (SB)
CNFETs1–7, and the issue has been studied in detail for
such devices7,8. But the problem occurs even for ohmic
contacts, especially for small-bandgap tubes, as shown
below.
Here, we propose a novel device design for CNFETs
that can be scaled down in size for good turn-on per-
formance without severe restrictions on the usable drain
voltage. The key idea of the new design is to have large
electric fields at the source contact but small fields at
the drain, to suppress unwanted tunneling. A related
approach has recently been demonstrated for Si-based
SB-FETs9.
For an ambipolar SB-CNFET, the asymmetric design
can suppress either the p- or the n-type branch of the am-
bipolar transport characteristic, depending only on the
sign of the drain voltage. Thus the same device can act
as an excellent p- or n-type transistor, and the turn-on
performance for both types is controlled by the electro-
statics (the geometry of the contact and gate) at the
source electrode. By choosing metals of different work
function for the gates, it should be possible to fabricate
complementary SB-CNFETs that have the desired align-
ment of transfer characteristics (I vs. Vg) for standard
logic applications.
For a SB-CNFET, the asymmetric design solves the
problem of Off-current that increases exponentially with
drain voltage, so it allows larger On-currents. This is a
critical issue as the device dimensions decrease7,8. More-
over, even for a CNFET having ohmic contacts10, e.g. to
the valence band, suppressing the current into the con-
duction band can be essential when the nanotube (NT)
bandgap is small.
Two examples of possible asymmetric device geome-
tries are shown in Fig. 1. The first design, Fig. 1(a),
relies on having a different thickness for the bottom ox-
ide at the source and drain contacts. The second design,
Fig. 1(b), employs a top gate close to the source contact
but not the drain. Other ways of engineering the electric
fields are possible, such as a sharp source electrode to fo-
cus the field at the contact, and a blunt drain electrode
to reduce the field there.
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FIG. 1. Two possible geometries for an asymmetric device.
Contour lines show the electrostatic potential. The applied
voltages are given in the plot. (a) A bottom gate device
with different oxide thicknesses at source (2 nm) and drain
(100 nm) contact. The top plane is grounded. Adjacent con-
tour lines differ by 0.05 V. (b) A local top gate close to the
source contact. The bottom plane is grounded. Adjacent
contour lines differ by 0.1 V.
To study the transport characteristics of these devices,
we use a semiclassical model which has been described
elsewhere2,4,7. We assume ballistic transport within the
NT (over the short distances of interest here)10,11. For
SB-CNFETs, the current is controlled by the rate of ther-
mally assisted tunneling (at room temperature) through
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the SBs at the source and drain contact. We neglect
charge on the NT, which is a good approximation for the
Off-state and in the turn-on regime2,8.
For concreteness, we focus on the asymmetric bottom
gate device, Fig. 1(a). At the source contact the oxide
thickness, tox, is only 2 nm. CNFETs with symmetric
source and drain contacts of such low oxide thickness
have been fabricated and show very good turn-on per-
formance4,7. We first treat ideally ambipolar devices,
where the metal Fermi level falls in the middle of the NT
bandgap at each contact. The NT band gap is taken to
be 0.6 eV, corresponding to a diameter of 1.4 nm. Other
cases are discussed below.
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FIG. 2. (a) Calculated transfer characteristics for a sym-
metric (tox = 2 nm, dashed lines) and an asymmetric CN-
FET (geometry of Fig. 1(a), solid lines). For the asymmetric
CNFET, the electron and hole contributions to the current
are given separately (filled and open circles, respectively) for
Vd = +0.7 V. (b) Transfer characteristics of the asymmetric
CNFET at positive Vd (solid lines) and negative Vd (dashed
lines).
The calculated transfer characteristics for a symmet-
ric CNFET with tox = 2 nm are shown as dashed lines
in Fig. 2(a). The quality of the turn-on performance
can be quantified by the subthreshold slope, defined by
S = (d log10 I/dVg)
−1, where I is the device current and
Vg is the gate voltage. The value of S for the symmetric
CNFET of Fig. 2(a) is 110 mV/decade. (This is already
within a factor of 2 of the thermal limit of a conventional
transistor, ∼60 mV/decade.) However, the ratio between
On- and Off-current decreases with increased drain volt-
age Vd. At Vd = +0.7 V, the ratio is only two orders of
magnitude, well below the range desired for transistors.
This drain voltage effect has been investigated in detail
for such symmetric CNFETs7,8, where it represents an
important limitation.
In contrast, the asymmetric design of Fig. 1(a) allows
a high On/Off ratio even at higher Vd, while preserving
other good features of the behavior. This is shown by
the solid lines in Fig. 2(a). At positive Vd, the slope in
the turn-on regime (e.g. Vg ∼ 0.3) is the same as for
the symmetric device. However, the Off-current is much
lower than for the symmetric device, and the On-Off ra-
tio is greatly improved, to over 4 orders of magnitude at
Vd = +0.7 V.
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FIG. 3. The calculated band bending within the nanotube
channel for the asymmetric device of Fig. 1(a). (a) Fixed
Vd = +0.3 V with varying Vg. The right side shows the
contribution to the current vs. energy in arbitrary units for
Vg = +0.3 V (gray line) and +0.5 V (black line). (b) Fixed
Vg = +0.5 V with varying Vd. The right side shows the
contribution to the current vs. energy in arbitrary units for
Vd = +0.05 V (black line) and +0.2 V (gray line). Dashed
lines illustrate (for Vd = +0.05 V and 0.2 V) the effect of
including charge on the NT, within a local approximation2.
While the band bending is substantially different in the chan-
nel, the current in the subthreshold regime is virtually un-
changed12.
The contributions of electrons and holes to the current
are shown separately for one case in Fig. 2(a). For the
asymmetric CNFET at positive Vd, the hole current is
suppressed, changing the behavior from ambipolar for a
symmetric device to n-type for the asymmetric device.
By merely reversing the sign of Vd, one can instead sup-
press the electron current, making the same asymmetric
CNFET behave as a p-type transistor with identical per-
formance, as shown in Fig. 2(b).
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The transfer characteristics (I vs. Vg) of the asym-
metric device can be understood based on the calculated
band bending shown in Fig. 3(a) for Vd = +0.3 V. At
large positive Vg (+0.5 V) the behavior is similar to a
symmetric device — the SB at the source is sufficiently
thin for electrons to be injected, and there is little or
no barrier for them to be collected at the drain. Thus
the current is relatively large [see Fig. 2(a)]. As Vg is
reduced, the source SB becomes wider, until electron in-
jection becomes negligible for Vg . +0.1 V.
For negative Vg, while the electron current remains
negligible, holes can be injected at the drain and are
then easily collected at the source. This is the origin
of the ambipolar characteristic (and of the undesirable
Off-current) in symmetric devices7. In our asymmetric
device, however, the geometry is chosen so that the SB
at the drain remains rather wide, suppressing hole tun-
neling. Thus the device shows purely n-type character.
At negative Vd, the argument is reversed — electron
transport is suppressed due to the barrier at the drain
contact, while the hole current is as for a symmetric de-
vice. Thus by simply changing the sign of Vd, we can op-
erate the same device as either an excellent p- or n-type
transistor, with a turn-on performance controlled by the
source contact geometry. This is a key advantage of the
new device design. In principle, complementary n- and
p-type transistors based on ohmic contacts (to the con-
duction and valence band respectively) would give even
better performance; but the need for both kinds of con-
tacts presents a formidable obstacle to such a design at
present.
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FIG. 4. Calculated output characteristics of the symmet-
ric (dashed lines) and the asymmetric (solid lines) CNFET.
Device geometries are the same as for Fig. 2.
The output characteristics (I vs. Vd) of the asymmetric
and the symmetric CNFET are compared in Fig. 4. For
the asymmetric device, the current starts to rise appre-
ciable only for Vd & half the NT bandgap. The lack of a
linear regime of I vs. Vd for the asymmetric device does
not hinder digital/logic applications which rely on the
plateau of saturating current. The plateaus are actually
greatly improved for asymmetric CNFETs. For symmet-
ric devices, these plateaus are limited by the onset of the
drain leakage current7.
The output characteristics can be understood by ex-
amining the band bending at fixed Vg, Fig. 3(b). At
Vg = 0.5 V, the SB at the source is sufficiently thin for
high transmission. However, at low Vd (= +0.05 V) the
electrons injected at the source contact cannot enter the
drain contact due to the thick potential barrier12. By
increasing Vd the barrier at the drain contact is lowered
and the injected electrons can be collected at the drain.
Thus a Vd of about half the NT band gap is required for
a significant flow of current (c.f. Fig. 4). With further
increase of Vd the current saturates, being limited by the
source or channel (both of which are controlled by Vg in
the absence of short-channel effects) rather than by the
drain.
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FIG. 5. Calculated transfer characteristics at Vd = −0.2 V
for a NT with a bandgap of 0.3 eV and an ohmic contact to
the valence band. Solid and dashed lines are for asymmetric
and symmetric CNFET, respectively.
So far we have focused on ambipolar SB-CNFETs; but
ohmic contacts could provide further performance im-
provements10. Ohmic contacts are most readily achieved
for NTs having small bandgap10, in which case we find
that drain leakage current is still an issue, except at very
small Vd. Figure 5 shows calculations for a device having
ohmic contacts to the valence band, and where the NT
bandgap is 0.3 eV, as in Ref. 10. As expected, the sub-
threshold slope is excellent (65 mV/dec for tox = 2 nm).
However, for a symmetric CNFET, the SB to the conduc-
tion band (i.e. the bandgap) is only 0.3 eV. Thus positive
Vg can induce substantial electron tunneling, leading to
the behavior shown by dashed lines in Fig. 5. This elec-
tron tunneling is significant even for a 20 nm oxide; and
for very thin oxides the effect is dramatic, as shown for
tox = 2 nm.
For a CNFET having ohmic contacts, the leakage cur-
rent can be suppressed by an asymmetric geometry, just
as for the ambipolar devices described above. Thus, with-
out excessively restricting Vd, one can achieve a dramatic
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improvement of the On-Off ratio, suppressing the drain
leakage current over a large range of Vg. As thin oxides
are necessary for high performance CNFETs, the asym-
metric device design may play a key role even for devices
based on ohmic contacts, and even more so for Schottky
barrier transistors.
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